macros.i
3.86 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
/*
* Copyright (c) 2017, Cobham Gaisler AB
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
.ifndef _MACROS_I_
_MACROS_I_ = 1
#if __riscv_xlen == 32
#define LREG lw
#define SREG sw
#elif __riscv_xlen == 64
#define LREG ld
#define SREG sd
#endif
#if defined(__riscv_d)
#define FLREG fld
#define FSREG fsd
#elif defined(__riscv_xfps)
#define FLREG flps
#define FSREG fsps
#elif defined(__riscv_f)
#define FLREG flw
#define FSREG fsw
#elif defined(__riscv_xfph)
#define FLREG flph
#define FSREG fsph
#elif defined(__riscv_zfh)
#define FLREG flh
#define FSREG fsh
#endif
.macro FUNC_BEGIN name
.align 4
.type \name, @function
\name:
.endm
.macro FUNC_END name
.size \name, .-\name
.endm
.macro BITDEF name bit mask
.equiv \name\()_BIT, \bit
.equiv \name\(), (\mask << \name\()_BIT)
.endm
.macro STRUCTDEF sname
sizeof_\sname = 0
.macro ADDR fname
.equiv \sname\()_\fname, sizeof_\sname
#if __riscv_xlen == 32
.equ sizeof_\sname, sizeof_\sname + 4
#elif __riscv_xlen == 64
.equ sizeof_\sname, sizeof_\sname + 8
#endif
.endm
.macro REGWORD fname
.equiv \sname\()_\fname, sizeof_\sname
#if __riscv_xlen == 32
.equ sizeof_\sname, sizeof_\sname + 4
#elif __riscv_xlen == 64
.equ sizeof_\sname, sizeof_\sname + 8
#endif
.endm
.macro DWORD fname
.equiv \sname\()_\fname, sizeof_\sname
.equ sizeof_\sname, sizeof_\sname + 8
.endm
.macro WORD fname
.equiv \sname\()_\fname, sizeof_\sname
.equ sizeof_\sname, sizeof_\sname + 4
.endm
.macro HALF fname
.equiv \sname\()_\fname, sizeof_\sname
.equ sizeof_\sname, sizeof_\sname + 2
.endm
.macro BYTE fname
.equiv \sname\()_\fname, sizeof_\sname
.equ sizeof_\sname, sizeof_\sname + 1
.endm
.macro STRUCT ftype fname
.equiv \sname\()_\fname, sizeof_\sname
.equ sizeof_\sname, sizeof_\sname + sizeof_\ftype
.endm
.endm
.macro ENDSTRUCT
.purgem ADDR
.purgem REGWORD
.purgem DWORD
.purgem WORD
.purgem HALF
.purgem BYTE
.purgem STRUCT
.endm
# Example with nesting structs
#
# STRUCTDEF example0
# ADDR ctx
# WORD state
# ENDSTRUCT
#
# STRUCTDEF example1
# STRUCT example0 ex0
# WORD tos
# ENDSTRUCT
.endif