int_irqmp.c
2.33 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
/*
* Copyright (c) 2017, Cobham Gaisler AB
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#include "int_irqmp_priv.h"
int __bcc_cpuid;
int bcc_int_mask(int source)
{
if (0 == __bcc_plic_handle) {
return BCC_NOT_AVAILABLE;
}
volatile struct plic_regs *pregs = (void *) __bcc_plic_handle;
volatile uint32_t *maskreg;
maskreg = &pregs->enable[__bcc_cpuid * 4][source / 32];
uint32_t keepbits = ~(1 << source);
int plevel;
plevel = bcc_int_disable();
*maskreg &= keepbits;
bcc_int_enable(plevel);
return BCC_OK;
}
int bcc_int_unmask(int source)
{
if (0 == __bcc_plic_handle) {
return BCC_NOT_AVAILABLE;
}
volatile struct plic_regs *pregs = (void *) __bcc_plic_handle;
volatile uint32_t *maskreg;
maskreg = &pregs->enable[__bcc_cpuid * 4][source / 32];
uint32_t setbit = (1 << source);
int plevel;
plevel = bcc_int_disable();
*maskreg |= setbit;
bcc_int_enable(plevel);
return BCC_OK;
}